Pages: [1]
Author Topic: Help with IDA alignment of Maps  (Read 549 times)
toolstoy
Newbie
*

Karma: +2/-0
Offline Offline

Posts: 11


« on: August 09, 2024, 02:49:07 AM »

Hello Everyone,

I am trying to learn disassembling a ME9 binary. I have the binary and a2l file below.  I have loaded the file in this manner:

Code:
Step 1 : Open ida and press work on your own
setp 2 : Select binary
step 3 : click select powerpc(ppc) big-endian
step 4 : Set button
Step 5 : Click processor options
step 6 : Click and enter toc & Sda Address
    Toc address : 0x5c9ff0
    Sda address : 0x7ffff0
step 7 : Click ok
Step 8 : On memory organization
    Ram : 0x600000 Size : 0x300000
    Rom : 0x000000 Size : 0x200000
    Loading address : 0x000000 size : 0x200000
Step 9 : Choose ppc on device name
Step 10: On loaded info type, leave everything checked and click ok
Step 11: Click on 32bit
Step 12: Click on file -> Load file -> load additional binary
Step 13: Insert Load segment : 0x0
      Loading offset : 0x5c0000
      File offset in bytes : 0x1c0000
      Number of bytes : 0x40000
step 14: Click ok & Done
Step 15: Select from ROM: 0x00 to RAM:0x6000. Press C and analyze.

The binary loads fine and the RAM parameters line up with the a2l. The maps however, do not.
For example, on the photo below:
 7FAF3A(miges_w) & 7FAF3E (mkbgr_w) line up with the A2L.
However, 5C4769 is not 1C4769 on the a2l (it is in fact 1C5969 on both ols and a2l)

Did I make a mistake on the offset somewhere?

Thanks and appreciate the help
Logged
Pages: [1]
  Print  
 
Jump to:  

Powered by SMF 1.1.21 | SMF © 2015, Simple Machines Page created in 0.011 seconds with 16 queries. (Pretty URLs adds 0s, 0q)